Great Deal! Get Instant $10 FREE in Account on First Order + 10% Cashback on Every Order Order Now

Assignment NIT3104 12h/24h Digital Clock Circuit Design Using 7493 The 4 blocks of a digital clock are  1 Hz clock generator to generate 1 PPS (pulse per second) signal to the seconds block. ...

1 answer below »
Assignment NIT3104
12h/24h Digital Clock Circuit Design Using 7493
The 4 blocks of a digital clock are
 1 Hz clock generator to generate 1 PPS (pulse per second) signal to the seconds block.
 SECONDS block - contains a divide by 10 circuit followed by a divide by 6 circuit. Will
generate a 1 PPM (pulse per minute) signal to the minutes block. The BCD outputs
connect to the BCD to Seven Segment circuit to display the seconds values.
 MINUTES block - identical to the seconds block it contains 2 dividers; a divide by 10
followed by a divide by 6. Will generate a 1 PPH (pulse per hour) signal to the HOURS
lock. The BCD outputs connects to the BCD to Seven Segment circuit to display the
minutes values.
 HOURS block - depending on whether it is a 12 or 24H clock, will have a divide 24 or
divide by 12. For 24H, it will count from 00 to 23. For 12H, it will count from 00 to 11. The
BCD outputs connects to the BCD to Seven Segment circuit to display the hours values.
SECONDS block
The 74LS93 is used to implement the divide by 10 and divide by 6 circuits. The 74LS93 is a high-
speed 4-bit ripple type counters partitioned into two sections. The counter has a divide-by-two
section and divide-by-eight section which are triggered by a HIGH-to-LOW transition on the clock
inputs.
Please go to truncated ripple counter to learn how the 74LS93 works.
Divide by 10 Counter
http:
electronics-course.com/number-systems
http:
electronics-course.com
cd-7-segment
http:
electronics-course.com/truncated-ripple-counte

 In order to use all 4 bits of the counter, Q0 must be connected to CP1. Q0 is LSB and Q3
is MSB.
 The input clock is connected to CP0.
 To implement a divide by 10 or MOD10 counter, Q1 is connected to MR1 and Q3 is
connected to MR2. With this connection, when the count reaches XXXXXXXXXXbinary), it
esets to 0.
 The output frequency at Q3 is the input clock frequency divided by 10.
 To display the values, Q3..Q0 are connected to the respective D..A inputs of the BCD to
7 segment display.
Divide by 6 Counte
 Since only 3 bits are required Q0 is not used. Q1 is LSB and Q3 is MSB.
 The input clock is connected to CP1.
 To implement a divide by 6 or MOD6 counter, Q2 is connected to MR1 and Q3 is
connected to MR2. With this connection, when the count reaches XXXXXXXXXXbinary), it resets
to 0.
 The output frequency at Q3 is the input clock frequency divided by 6.
 To display the values, Q3..Q1 are connected to the respective C..A inputs of the BCD to
7 segment display. D of the BCD to 7 segment display input is connected to GND.
HOURS block
The clock can be designed as a 24H or 12H clock. We will explain the steps to a
ive at the
combinational logic to obtain a 12H clock and we will leave it to the reader to design the 24H
clock as an exercise. Click hints if you need help to design the 24H clock.
12H Clock
 In order to use all 4 bits of the IC1 (ones) counter, Q0 must be connected to CP1. Q0 is
LSB and Q3 is MSB. The input clock is connected to CP0.
 Since less than 3 bits are required for IC2 (tens), Q0 is not used. Q1 is LSB and Q3 is
MSB. The input clock is connected to CP1.

 The truth table of the counter is a
eviated - omitting those rows where the MR inputs to
the counters are 0. Recall that for the 7493, a 1 to the MR will reset the counters to 0.
 To simplify the table, K is Q0 of IC1 (ones), G is Q0 of IC2 (tens) and so on.
 For the 12H clock, when the count in BCD reaches
o 0A, IC1 must be cleared (Y=1)
http:
electronics-course.com/digital-clock#hide
o 12, IC1 must be cleared (Y=1) and IC2 must be cleared (X=1)
 Using SOP (sum of products), we obtain
o Y = HJ + GJ where Y is the IC1 MR1, MR2 inputs connected together
o X = GJ where X is the IC2 MR1, MR2 inputs connected together
Simulate and Breadboard the 24H Clock circuit.
1 Hz Clock
The 1 Hz clock can be implemented using the schmitt trigger oscillator.
Limitations
 The clock cannot be set to the co
ect time. Hint - use additional logic to allow the 1 PPS
clock to drive the MINUTES and HOURS block depending on a button press. Below is
the block diagram of one solution using a 2 to 1 multiplexer. Depending on SET, either
the 1 PPS (Pulse Per Second) or the 1 PPH (Pulse Per Hour) clock drives the Hour
circuit.
 The 12H clock counts from 00 to 11 rather than 01 to 12. Hint - use regular JK flip flops
(74LS73) instead of the 74LS93 so on terminal count, the counter output is preset to 01.
http:
electronics-course.com/sum-of-products
http:
eadboard.electronics-course.com/24h-clock
http:
electronics-course.com/schmitt-trigger-oscillato
http:
electronics-course.com/mux#tt2
Answered Same Day Sep 20, 2020

Solution

Gaurav answered on Sep 24 2020
150 Votes
Cu
entPage>0
Cu
entPage
page 0
PageViewport>-11.2493,7.22722,159.995,-88.1382
PageViewport
gate
ID>2
ID
type>BB_CLOCK
type
position>-0.5,-16.5
position
output
ID>CLK
ID>1
output
gparam>angle 0.0
gparam
lparam>HALF_CYCLE 25
lparam
gate
gate
ID>16
ID
type>EE_VDD
type
position>22.5,-6.5
position
output
ID>OUT_0
ID>25
output
gparam>angle 0.0
gparam
lparam>OUTPUT_BITS 1
lparam
lparam>OUTPUT_NUM 1
lparam
gate
gate
ID>30
ID
type>BA_NAND2
type
position>43,-25.5
position
input
ID>IN_0
ID>2
input
input
ID>IN_1
ID>12
input
output
ID>OUT
ID>16
output
gparam>angle 180
gparam
lparam>INPUT_BITS 2
lparam
gate
gate
ID>46
ID
type>DE_TO
type
position>9.5,-16.5
position
input
ID>IN_0
ID>1
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID clk
lparam
gate
gate
ID>50
ID
type>DE_TO
type
position>32,-12
position
input
ID>IN_0
ID>29
input
gparam>angle 90
gparam
lparam>JUNCTION_ID q0
lparam
gate
gate
ID>52
ID
type>DE_TO
type
position>46.5,-12
position
input
ID>IN_0
ID>12
input
gparam>angle 90
gparam
lparam>JUNCTION_ID q1
lparam
gate
gate
ID>54
ID
type>DE_TO
type
position>56,-12
position
input
ID>IN_0
ID>28
input
gparam>angle 90
gparam
lparam>JUNCTION_ID q2
lparam
gate
gate
ID>56
ID
type>DE_TO
type
position>69.5,-12
position
input
ID>IN_0
ID>2
input
gparam>angle 90
gparam
lparam>JUNCTION_ID q3
lparam
gate
gate
ID>60
ID
type>DE_TO
type
position>34,-23
position
input
ID>IN_0
ID>29
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID q0'
lparam
gate
gate
ID>64
ID
type>BE_JKFF_LOW_NT
type
position>39.5,-16.5
position
input
ID>J
ID>25
input
input
ID>K
ID>25
input
output
ID>Q
ID>12
output
input
ID>clea
ID>16
input
input
ID>clock
ID>29
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>66
ID
type>BE_JKFF_LOW_NT
type
position>52,-16.5
position
input
ID>J
ID>25
input
input
ID>K
ID>25
input
output
ID>Q
ID>28
output
input
ID>clea
ID>16
input
input
ID>clock
ID>12
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>68
ID
type>BE_JKFF_LOW_NT
type
position>64,-16.5
position
input
ID>J
ID>25
input
input
ID>K
ID>25
input
output
ID>Q
ID>2
output
input
ID>clea
ID>16
input
input
ID>clock
ID>28
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>70
ID
type>BE_JKFF_LOW_NT
type
position>27.5,-16.5
position
input
ID>J
ID>25
input
input
ID>K
ID>25
input
output
ID>Q
ID>29
output
input
ID>clea
ID>16
input
input
ID>clock
ID>26
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>74
ID
type>DA_FROM
type
position>17,-16.5
position
input
ID>IN_0
ID>26
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID clk
lparam
gate
gate
ID>80
ID
type>GE_LED_DISPLAY_4BIT
type
position>99.5,-56
position
input
ID>IN_0
ID>30
input
input
ID>IN_1
ID>31
input
input
ID>IN_2
ID>32
input
input
ID>IN_3
ID>33
input
gparam>VALUE_BOX -1.9,-2.9,1.9,3.9
gparam
gparam>angle 0.0
gparam
lparam>CURRENT_VALUE 4
lparam
lparam>INPUT_BITS 4
lparam
lparam>NO_HOLD true
lparam
lparam>SYNC_LOAD false
lparam
lparam>UNKNOWN_OUTPUTS false
lparam
gate
gate
ID>82
ID
type>DA_FROM
type
position>91,-41.5
position
input
ID>IN_0
ID>33
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID q3
lparam
gate
gate
ID>83
ID
type>DA_FROM
type
position>91,-44
position
input
ID>IN_0
ID>32
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID q2
lparam
gate
gate
ID>84
ID
type>DA_FROM
type
position>91,-46.5
position
input
ID>IN_0
ID>31
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID q1
lparam
gate
gate
ID>85
ID
type>DA_FROM
type
position>91,-49
position
input
ID>IN_0
ID>30
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID q0'
lparam
gate
gate
ID>86
ID
type>GE_LED_DISPLAY_4BIT
type
position>87.5,-56.5
position
input
ID>IN_0
ID>40
input
input
ID>IN_1
ID>41
input
input
ID>IN_2
ID>42
input
input
ID>IN_3
ID>43
input
gparam>VALUE_BOX -1.9,-2.9,1.9,3.9
gparam
gparam>angle 0.0
gparam
lparam>CURRENT_VALUE 3
lparam
lparam>INPUT_BITS 4
lparam
lparam>NO_HOLD true
lparam
lparam>SYNC_LOAD false
lparam
lparam>UNKNOWN_OUTPUTS false
lparam
gate
gate
ID>88
ID
type>BE_JKFF_LOW_NT
type
position>28.5,-40.5
position
input
ID>J
ID>36
input
input
ID>K
ID>36
input
output
ID>Q
ID>34
output
input
ID>clea
ID>38
input
input
ID>clock
ID>39
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>90
ID
type>BE_JKFF_LOW_NT
type
position>40,-40.5
position
input
ID>J
ID>36
input
input
ID>K
ID>36
input
output
ID>Q
ID>35
output
input
ID>clea
ID>38
input
input
ID>clock
ID>34
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>92
ID
type>BE_JKFF_LOW_NT
type
position>52.5,-40.5
position
input
ID>J
ID>36
input
input
ID>K
ID>36
input
output
ID>Q
ID>3
output
input
ID>clea
ID>38
input
input
ID>clock
ID>35
input
gparam>angle 0.0
gparam
lparam>SYNC_CLEAR false
lparam
lparam>SYNC_SET false
lparam
gate
gate
ID>94
ID
type>EE_VDD
type
position>22,-31.5
position
output
ID>OUT_0
ID>36
output
gparam>angle 0.0
gparam
lparam>OUTPUT_BITS 1
lparam
lparam>OUTPUT_NUM 1
lparam
gate
gate
ID>96
ID
type>BA_NAND2
type
position>42,-51
position
input
ID>IN_0
ID>3
input
input
ID>IN_1
ID>35
input
output
ID>OUT
ID>38
output
gparam>angle 180
gparam
lparam>INPUT_BITS 2
lparam
gate
gate
ID>98
ID
type>DA_FROM
type
position>19.5,-40.5
position
input
ID>IN_0
ID>39
input
gparam>angle 0.0
gparam
lparam>JUNCTION_ID 10sec
lparam
gate
gate
ID>100
ID
type>DE_TO
type
position>38,-28
position
input
ID>IN_0
ID>16
input
gparam>angle 180
gparam
lparam>JUNCTION_ID 10sec
lparam
gate
gate
ID>102
ID
type>DE_TO
type
position>57,-35.5
position
input
ID>IN_0
ID>3
input
gparam>angle 90
gparam
lparam>JUNCTION_ID Q3
lparam
gate
gate
ID>103
ID
type>DE_TO
type
position>44,-36
position
input
ID>IN_0
ID>35
input
gparam>angle 90
gparam
lparam>JUNCTION_ID Q2
lparam
gate
gate
ID>104
ID
type>DE_TO
type
position>32,-36
position
input
ID>IN_0
ID>34
input
gparam>angle 90
gparam
lparam>JUNCTION_ID...
SOLUTION.PDF

Answer To This Question Is Available To Download

Related Questions & Answers

More Questions »

Submit New Assignment

Copy and Paste Your Assignment Here